Abstract: A Triple-modular redundancy (TMR) system will have a failure if Single Event Transient (SET) faults affect the voter. In this paper, we propose a full SET-tolerance dual-modular majority voter (DMV) circuit for all internal nodes. The DMV consisting of two simplex-modular voters, two inverters, a C-element inverter and a weak keeper is implemented in CMOS 40 nm technology. A novel XOR gate and a multiplexer based voter is also presented and used as a simplex-modular voter so that the whole DMV can be implemented by 40 CMOS transistors. A novel C-element weak keeper is also proposed to reduce power consumption. Monte-Carlo simulation results show that power consumption of DMV only increases by 11.09% compared to that of a single traditional voter.
Introduction
With the rapid technology scaling down, the probability of SET fault in digital integrated circuit (IC) becomes higher and higher [1] . SET has already become one important concern for the radiation effect researchers [2] , because SET in combinational logic circuit causes the system soft errors [3, 4] . Nowadays, reliability is emerging as an important parameter in deep submicron electronic technologies. As a consequence, different fault-tolerance techniques [9] also called hardening techniques used to guarantee correct operation even in the presence of faults have been studied over the past years [5] . In system level, we can utilize redundant unreliable components and majority voters [11] to construct a relatively reliable system. TMR [6] and NMR (Ntuple modular redundancy) [10] are known as the benchmark techniques in high reliability applications. TMR system consists of three replicated modules statically connected to a majority voter. It's obvious that a TMR system will have a failure if faults are affecting the voter [7] .
There are very few reports on hardened voters used in TMR system in recent years. R. V. Kshirsagar et al. proposed a novel fault-tolerant voter which can be implemented by 22 transistors [1] , however, the voter in [1] is not a fault-tolerant voter any more, when the three inputs (A, B, C shown in Fig. 1 ) of the voter are not "000" or "111".
In this paper, we propose a high reliability DMV which is a full faulttolerance voter for all internal nodes thanks to the using of C-element inverter [8] . Monte-Carlo simulation results are provided to evaluate and compare the proposed voter and previous voters. 
The traditional voter
As we know, TMR is widely used for SET mitigation [5] . The voter is an essential part in a TMR system. The traditional majority voter and its schematic and truth table are shown in Fig. 1 . If input is one of "011", "101", "110" and "111", the voting result is "1", otherwise, the output of voter is "0". We can use a piecewise linear current source (IPWL) as SET model [9] in Cadence Spectre to evaluate the SET-tolerance ability of traditional voter which has been simulated in a SMIC 40 nm CMOS technology. As the Q crit is only about 1.5 fc in 40 nm technology, to get a 0-to-1 SET on the output, the SET injection node is connected to a current source which is turned on just for 0.1 ns and offers a negative current spike whose amplitude is only 30 uA. The output voltage which is 0 V will be pulled up to VDD (1.1 V) due to the instantaneous current provided by the current source. After the current source is turned off, the output will recover to its previous state. To get a 1-to-0 SET, the node is connected to a current source which is turned on just for 0.1 ns and offers a positive current spike whose amplitude is also 30 uA. Similarly, three IPWLs are used to inject SETs at O 1 , O 2 and O 3 of the traditional voter.
As simulation waveforms shown in Fig. 2 , all the SETs at internal nodes O 1 , O 2 and O 3 with different inputs (except for "111" input) are propagated to the output. So the traditional voter almost has none ability of SET tolerance. If the voter is used in a high speed TMR system and the propagated SET is sampled by the next module, such as a flip-flop, the whole TMR system will fail.
In case of digital integrated circuit implementation, if the circuit size of voter is similar as that of other module, the reliability of voter is the same as that of other module. TMR system will fail if the voter fails regardless of whether or not other modules fail [1] . R. V. Kshirsagar et al. proposed a fault-tolerant voter which could be implemented by 22 transistors, however, the voter in [1] only prevent partial internal nodes from the influence of SET with three inputs are same ("000" or "111"). When the three inputs are different, the voter is not a SET-tolerant voter any more.
The proposed DMV
Therefore, we propose a full SET-tolerance voter for all internal nodes with different inputs in this paper. As shown in Fig. 3 , the presented DMV consists of two simplex-modular voters, two inverters, a C-element inverter and a weak keeper. The C-element inverter and its truth table are illustrated in Fig. 4 . The output of a two-input C-element inverter will be the inverted value of the inputs after both inputs have reached the same value; otherwise the output remains unchanged if the frequency of input is high (about MHz). Due to the using of a C-element inverter, the proposed DMV can mask any single internal SET fault and get correct output.
Only when single internal SET fault happens, the two states of A and B become different which make the output to be a floating state. So a weak keeper is needed at the output node of C-element. However, the state of A is the same as that of B at most time, if we use the weak keeper shown in Fig. 3 , the weak keeper works at all the time. In order to reduce power consumption, we design a novel C-element weak keeper shown in Fig. 4 which only works when the state of A is different from that of B.
The XOR and multiplexer based voter
The traditional voter needs 26 transistors according to its schematic shown in Fig. 1 directly. In order to reduce the power consumption and have a fair comparison, the traditional voter implemented by NAND gates requires 18 transistors. We analyze the equation of majority voter and find out the equation can be:
where, V is the voting result, and A, B, C are three inputs of a majority voter. Consequently, the majority voter can be implemented by an XOR gate and a 2-to-1 multiplexer according to Eq. (1). The output of the XOR gate connects with the selection port of the multiplexer. The number of transistors used in the novel majority voter is only 12. As illustrated in Fig. 5 , an XOR gate requires 6 transistors and a 2-to-1 multiplexer requires 6 transistors, so that the whole DMV based on the novel voter only requires 40 transistors and consumes lower power. The inputs of XOR can be any two of the three inputs. 
Function simulation of the XOR and multiplexer based
voter The XOR and multiplexer based voter has been implemented in a SMIC 40 nm CMOS technology. The aspect ratio W/L of all NMOS is 120 nm/40 nm and aspect ratio W/L of all PMOS is 240 nm/40 nm. Fig. 6 depicts Spectre simulation waveforms and shows that the XOR and multiplexer based voter has correct voting results and can be used in TMR systems. 
SET injections to the DMV
As mentioned above, the XOR and multiplexer based voter are used as a simplex-modular voter in the DMV to reduce the total power consumption. Similarly, SETs are injected to internal nodes N 0 , N 1 , N 2 and N 3 using IPWLs in Spectre. In Fig. 7 , SETs at N 0 and N 1 are inverted by two inverters, so there were extra glitches at N 2 and N 3 . All the single SET at internal nodes N 0 , N 1 , N 2 and N 3 with different inputs could be masked because the output of a C-element only changes with the same two inputs. Although, there is a internal single SET, the final output of the DMV is correct. As we can see, the proposed DMV is a full SET-tolerance voter which can mask all internal single SET with all 8 kinds of input group. 
Comparison
In order to have a fair comparison, the traditional voter and the voter in [1] are also simulated in a SMIC 40 nm CMOS technology with same aspect ratio W/L as that of the DMV. We run Monte-Carlo simulation with 5000 samples at 1.1 V voltage supply at room temperature. The frequency of A is 250 MHz, the frequency of B is 500 MHz and that of C is 1 GHz. Although the number of transistor of the DMV is more than twice that of the traditional voter (18 transistors), the power consumption of the DMV only increases by 11.09% compared to that of a single traditional voter as shown in Fig. 8 . That is because the proposed XOR and multiplexer based voter is transmission gate logic and the proposed C-element keeper is turned off at most time. Although the voter in [1] consumes least power, it is not a full SET-tolerance voter.
Monte-Carlo simulation results show that the delay of DMV is 91.09 ps (the delay of traditional voter is 57.47 ps), so the DMV can be applied in the ultra-high speed TMR systems.
Conclusion
The proposed DMV which can be implemented by 40 transistors is a full SETtolerance voter for all internal nodes. Meanwhile, Monte Carlo simulation results are also given to confirm that the power consumption of the proposed DMV doesn't increase sharply. The DMV can also be applied in the ultra high speed TMR systems.
